

High Performance Programmable Solution for HyperTransport™ Technology

Peggy Wu Abusaidi

Marketing Manager

Network and System Interface Solutions

Xilinx, Inc.


peggy.abusaidi@xilinx.com



The Programmable Logic CompanySM

January 23-24, 2002

Explosion of New Connectivity Standards




A typical Terabit System will use two or more standards at a time!

Increased Usage of Future-Proof Programmable Solutions


- Service providers and enterprises are looking to extend product life cycle and ROI
 - ◆ Field upgradeability allows product future-proofing
- Equipment manufacturers are looking to lower design risk by using “off-the-shelf” solutions
 - ◆ Allows adapting to evolving standards & changing specs
 - ◆ NPU - customized functionality through C-code
 - ◆ FPGA - customized functionality through HDL

Platform FPGA Value Propositions



Flexible 840 Mbps LVDS Solution


First to Combine Flexibility and Scalability
with Guaranteed Performance




- ◆ Can be placed anywhere in the chip
- ◆ Allows 7 transmit/receive implementations of 16b LVDS busses on one chip

Usage examples

- ◆ High speed interface between NPU and traffic manager
- ◆ Four instances of SPI-4 cores can be used to build a switch




From 840 Mbps LVDS to 10 Gbps Serial



The diagram shows a cross-section of a building facade. On the left, there is a yellow section labeled 'MAIN EXTERIOR' and a green section labeled 'MAIN EXTERIOR'. On the right, there is a pink section labeled 'MAIN EXTERIOR' and a blue section labeled 'MAIN EXTERIOR'. A blue diagonal line runs from the top right towards the bottom left, passing through the pink and blue sections.

Platform FPGA *SystemIO* Solutions



SystemIO = Protocol Engine (IP Cores) + Physical Interface(SelectIO-Ultra™ technology)

*System***IO** Value Propositions

Design Flexibility and Reduced Risk

Adapt to emerging standards

Allow change to evolving std. specs

Minimize time for “re-spins”


Allow for future proofing



SystemIO Value Propositions

Standards Compliance & Proven Interoperability


Optical Data-plane



SystemIO Integration

SystemIO Value Propositions


Improved Productivity



- SystemIO IP cores with pre-defined placement and routing
 - ◆ Improved predictability
 - ◆ Guaranteed performance

- SystemIO pre-verified IP cores advantages

- ◆ Easy drop-in functionality
- ◆ Improved Time-to-Market
- ◆ Reduced Cost



Xilinx Collaborates with Industry Leaders

- ❑ Partnership with API NetWorks
 - ◆ Joint definition and engineering
 - ◆ Verification and optimization of core for Virtex-II
 - ◆ API FPGA switch demo based on 2V6000 device
- ❑ On SystemIO roadmap for release early '02
- ❑ Xilinx is a contributor level member in the HyperTransport Consortium



Xilinx® HyperTransport Solution

□ Product Deliverables

- ◆ Netlists
- ◆ Constraints files
- ◆ Instantiation templates: Verilog and VHDL
- ◆ Datasheet
- ◆ Sample testbench

□ Product roadmap


- ◆ Single-Ended Slave = available early '02
- ◆ Tunnel and Host on SystemIO roadmap

Single-Ended Slave Core Features

- ❑ Bus-width: 8-bit HT link (CAD), 1 CLK & 1 CTL
- ❑ Link frequency: 400Mbps (per channel)
 - 200MHz DDR
- ❑ Core frequency: 50MHz
- ❑ 64-bit internal data path
- ❑ 3 virtual channels for core-application interface
 - 64-bit Rx and Tx data paths per virtual channel

Single-Ended Slave Core

Block Diagram




Xilinx supplies reference designs for Address decode, CSR, and Reset logic

Single-Ended Slave Core

Resource Utilization

- ❑ Slices: 4300
- ❑ BRAM: 7
- ❑ Global Clocks: 2
- ❑ Uses ~30% of Virtex-II XC2V3000 device




Only Xilinx *SystemIO* Provides Complete Connectivity Solution *From Chip-to-Chip to WAN*

LAN/MAN/WAN

10/100 Ethernet

1Gb Ethernet

★ 10Gb Ethernet



Board-to-Board


★ PCI 32/33

★ PCI 64/66

★ RapidIO

★ PCI-X 66 & 100

*HyperTransport**



Chip-to-Chip

★ PCI 32/33

★ PCI 64/66

★ PCI-X 66 & 100


★ RapidIO

★ POS-PHY L3 & 4

★ Flexbus 4

★ CSIX

*HyperTransport**



- ★ Semiconductor industry's first!
- ★ FPGA industry's first

* Available early '02